Conventional SSHI (synchronized switch harvesting on inductor) has been believed to be one of the most efficient interface circuits for piezoelectric vibration energy harvesting systems. It employs an inductor and the resulting RLC loop to synchronously invert the charge across the piezoelectric material to avoid charge and energy loss due to charging its internal capacitor (C P ). The performance of the SSHI circuit greatly depends on the inductor and a large inductor is often needed; hence significantly increases the volume of the system. An efficient interface circuit using a synchronous charge inversion technique, named as SSHC, was proposed recently. The SSHC rectifier utilizes capacitors, instead of inductors, to flip the voltage across the harvester. For a one-stage SSHC rectifier, one single intermediate capacitor (C T ) is employed to temporarily store charge flowed from C P and inversely charge C P to perform the charge inversion. In previous studies, the voltage flip efficiency achieves 1/3 when C T = C P . This paper presents that the voltage flip efficiency can be further increased to approach 1/2 if C T is chosen to be much larger than C P .
I. INTRODUCTION
Along with the development of Internet of Everything, wireless sensing networks (WSN) act as essential roles interconnecting between the real world and the Internet. Although electrochemical batteries have remained the primary energy sources for such systems due to the high energy density, certain sensors and sensor systems require to operate over significant periods of time much longer than the lifetime of electrochemical batteries. Battery usage may be both impractical and costly due to the requirement for periodic re-charging and/or replacement [1] - [19] . In order to address this challenge and extend the operational lifetime of wireless sensors, there has been an emerging research interest on harvesting ambient vibration energy.
Piezoelectric materials are widely used in vibration energy harvesters (VEH) as mechanical-toelectrical transducers due to their relatively high power density, scalability and compatibility with conventional integrated circuit technologies [20] - [24] . MEMS technology is also widely used for piezoelectric vibration energy harvesters and different kinds of resonant sensors [25] - [45] . A typical piezoelectric VEH can provide a power density of around 10 -500 µW · cm −2 , which sets a significant constraint on designing the associated power conditioning interface circuit [46] - [48] . The interface circuit not only must consume ultra low power, but it also should be able to recover the power as effectively as possible from the piezoelectric transducer (PT). Full-bridge rectifiers are widely used in commercial energy harvesting systems due to their simplicity and stability; however, they set high threshold voltages for the generated energy to be extracted by the circuit [49] - [55] .
The equivalent circuit of a piezoelectric VEH connected to a full-bridge rectifier
Representative waveforms for the current (I P ) and voltage (V P T ) Fig. 1 : Full-bridge rectifier for piezoelectric VEH and the associated waveforms Fig. 1 shows a full-bridge rectifier connected with a piezoelectric transducer (PT) and the associated waveforms. While vibrating at or close to its resonance, a piezoelectric VEH can be modeled as a current source I P connected in parallel with a plate capacitor C P and a resistor R P . In order to transfer the generated energy from the PT to the storage capacitor C S , the voltage across the PT V P T should attain V S + 2V D or −(V S + 2V D ). Hence the energy used to charge the internal capacitor C P from V S + 2V D to −(V S + 2V D ) (or vice-versa) is wasted. The wasted charge in a half vibration cycle can be expressed as:
Therefore, the peak-to-peak open-circuit voltage generated by the PT, V pp(open) , should be greater than 2(V S + 2V D ) to make sure that there is remaining charge flowing into C S after Q wasted is wasted. In large excitation levels, the charge loss Q wasted may take a small part of the total charge generated by the PT. However, in small excitation levels where V pp(open) is below or marginally higher than 2(V S + 2V D ), there will be no charge or very little charge can be transferred to C S . The waveforms in Fig. 1 illustrate the charge loss due to charging C P from
II. SSHC INTERFACE CIRCUIT
In order to improve the power efficiency and minimize the charge waste due to charging C P , many active interface circuits have been reported, including MPPT (maximum power point tracking) [56] - [67] , active rectifications, etc [68] - [76] . Among all interface circuits for piezoelectric VEH, SSHI (Synchronized Switch Harvesting on Inductor) rectifier, proposed by Badel et al [77] , is one of the most efficient circuits with nearly no charge waste (if the inductor is chosen large enough). It performs synchronous charge inversion on C P through an RLC system using an inductor controlled by synchronized switches. However, the limitation of the SSHI rectifier
is the need for a large off-chip inductor. This section presents the design of a rectifier, named as synchronized switch harvesting on capacitor (SSHC), which performs the energy extraction using switched capacitors instead of inductors. Fig. 2 shows the design of a one-stage SSHC rectifier where a temporary charge storage switched capacitor C T is used to synchronously flip the voltage V P T [56] . In order to perform the charge inversion, five analogue switches driven by three pulse signals (φ p , φ 0 and φ n ) are used. The three non-overlapping switching signals are synchronously generated to turn ON the five switches sequentially in a given order. The order of the three pulses depends on the polarization of the voltage V P T . Fig. 3 shows the working principle of the one-stage SSHC rectifier. Before I P reaches zerocrossing point, the generated charge by the piezoelectric transducer flows into the storage capacitor C S , as shown in first sub-figure. The polarization of voltage across the piezoelectric transducer is assumed that V P T > 0; hence the top and the bottom diodes are conductive and V P T = V S + 2V D during this time. At the moment of I P zero-crossing point, a pulse φ p is generated to let some charge in C P flow into C T . At the next phase, φ 0 turns ON the switch across the piezoelectric transducer and clears the remaining charge in C P . At the phase of φ n , C T is connected to the piezoelectric transducer in an opposite sense, hence V P T goes to a negative value and a part of charge is inverted as a result. After the phase φ n , the polarization of I P changes and V P T goes to −(V S + 2V D ) until the middle two diodes become conductive to start charging C S again. In the voltage inversion process shown in Fig. 3 , the order of the three signals is φ p → φ 0 → φ n because V P > V N before the zero-crossing moment and V P T is aimed to be inverted from V S + 2V D to a negative value. While in the other case of V P < V N , the order of the three signals should be φ n → φ 0 → φ p . Fig. 4a shows the simulated waveforms of V P T , φ p , φ 0 and φ n for five periods of I P . For each zero-crossing moment, the three pulse signals are generated sequentially and it can be seen that V P T is partially inverted. Fig. 4b presents the voltage inversion in more detail while V P T is inverted from positive to negative. In this case, the switch φ p is first turned ON and the capacitors, C P and C T are connected in the same polarization. From the waveform of V P T , it can be seen that it goes down a little because the charge in C P is shared between the C P and C T . At the φ 0 phase, C P is shorted and the remaining charge in it is cleared; hence V P T goes to 0 V. At the φ n phase, C T and C P are connected in an polarization opposite to the phase φ p . At this state, some charge in C T flows into C P until they have the same voltage values across them and V P T goes to a negative value as a result. In the simulation, V P T equals to 2.4 V before the zero-crossing moment and it goes to −0.8 V after the inversion process. Fig. 4c shows waveforms while V P T is inverted from negative to positive and the order that the three pulse signals to be generated is φ n → φ 0 → φ p . In addition to the order, the three signals should also be non-overlapping to avoid any unwanted charge flow.
A. Performance analysis with C T = C P As discussed, the SSHC rectifier is able to invert some charge stored in C P and it is useful to calculate how much charge is inverted and the condition to achieve this performance. Before At the first zero-crossing moment of I P , φ p is first be turned ON because V P T is positive. C P and C T are connected and the charge flows into C T until the voltages across the two capacitors are equal. As the total charge keeps unchanged, the voltage across C P and C T at the end of the first phase is:
At the second phase, a pulse φ 0 is generated. The remaining charge in C P is cleared and the charge in C T is unchanged. Hence, the voltage across C P and C T at the end of the second phase is:
At the phase φ n , C T is connected with C P again in an opposite sense to charge C P to a negative voltage. As the total charge in the two capacitors is the remaining charge in C T shown in (3), hence the voltages of V P T and V T at the end of this phase are:
It can be seen that V P T is a negative value at the end of the zero-crossing moment. By setting the derivative of the expression in (4) at 0, it can be found that V P T 3 attains its minimum value while C T = C P . Therefore, the minimum value of V P T at the end of the first charge inversion is:
The resulting voltage in (5) is obtained after the first charge inversion and the initial voltage across C T is assumed at 0 V at the beginning. However, before the second zero-crossing moment, V T is no longer 0 V, but 1 4 V 0 . V P T now equals to −V 0 because it needs to inverted from negative to positive. Assuming C T = C P is chosen for future calculations, V P T and V T values after each phase of φ n , φ 0 and φ p at the second charge inversion stage are:
bef ore φ n :
As 5 16 > 1 4 , more charge is inverted in the second zero-crossing moment compared to the first one. Due to the accumulation of remaining charge in C T , the resulting |V P T | at the end of the n th inversion stage is:
While n tends to infinity, |V P T | n→∞ = 1 3 V 0 , which means one third of charge can be inverted theoretically while C T = C P . Fig. 5 shows the simulated voltage flip efficiencies for the first 10 flip cycles when C T = C P . It can be seen that the flip efficiency goes fast to approach 1/3 after several cycles. 
B. Performance analysis with C T >> C P
Since C T is assumed to be off-chip implemented, it is possible to achieve C T >> C P with a tiny SMD capacitor for C T because C P is usually as small as several nF. When C T >> C P , the charge stored in C T will accumulate much slower. However, after sufficient number of flip cycles, voltage across C T will approach half of the voltage across C P before flipping starts. Since C T is very large, the voltage across C T barely decreases after charge is dumped back from C T to C P to finish voltage flipping. In this case, the remaining voltage across C P keeps almost constant. Hence, the voltage flip efficiency can be as high as 50% in this case. Fig. 6 shows the simulated voltage flip efficiencies for the first 300 flip cycles when C T >> C P . In this simulation, C T = 100C P is used. From this figure, it can be seen that the flip efficiency takes much more flip cycles to achieve the optimal level compared to the Fig. 5 . This is because C T is much larger now and it needs more charge from C P to charge C T to the sufficient level of voltage. The figure shows the voltage flip efficiency approaches 50%, which is higher than 1/3, simulated for the case C T = C P .
III. CONCLUSION
An SSHC (synchronized switch harvesting on capacitor) rectifier with one switched capacitor for piezoelectric vibration energy harvesters is analyzed in this paper. Similar to most of other highly-efficient active rectifiers (such as SSHI), it performs synchronous voltage inversion across the piezoelectric transducer every half cycle to minimize energy loss due to discharging and charging the internal capacitor. However, different from those rectifiers, the SSHC rectifier does not employ any inductor to perform the voltage inversion; it utilizes a capacitor instead. In previous studies, The capacitance of the employed capacitor is suggested to be equal to the internal capacitor of the piezoelectric transducer in order to achieve the performance to invert 1/3 of charge. In this paper, the voltage flip efficiency is simulated to be up to 50% when the capacitance of the switched capacitor C T is much higher than the internal capacitor of the piezoelectric transducer C P .
